3:30 PM-5:30 PM
Room: Atlanta 4
The 1997 National Technology Roadmap for Semiconductors predicts that exponential scaling of on-chip integration will continue for at least a decade, leading to chips with over half a billion transistors operating at 2-3 GHz. Existing IC placement techniques have limitations in handling both spatial nonoverlapping constraints and timing constraints efficiently during global optimization of the placement solutions. There has been little fundamental algorithmic advancement in the past decade since the adoption of the simulated annealing and quadratic placement techniques in the 1980s. The speakers in this minisymposium will present recent results on new, efficient, and scalable solutions to large-scale IC placement under tight timing constraints.
Organizers: Joseph R. Shinnerl and Jason Cong
University of California, Los Angeles